Skew-Tolerant Circuit Design

1st Edition

Print ISBN: 9781558606364
eBook ISBN: 9780080541266
Imprint: Morgan Kaufmann
Published Date: 22nd May 2000
Page Count: 300
68.95 + applicable tax
52.95 + applicable tax
44.99 + applicable tax
6400.00 + applicable tax
74.95 + applicable tax
Compatible Not compatible
VitalSource PC, Mac, iPhone & iPad Amazon Kindle eReader
ePub & PDF Apple & PC desktop. Mobile devices (Apple & Android) Amazon Kindle eReader
Mobi Amazon Kindle eReader Anything else

Institutional Access


As advances in technology and circuit design boost operating frequencies of microprocessors, DSPs and other fast chips, new design challenges continue to emerge. One of the major performance limitations in today's chip designs is clock skew, the uncertainty in arrival times between a pair of clocks. Increasing clock frequencies are forcing many engineers to rethink their timing budgets and to use skew-tolerant circuit techniques for both domino and static circuits. While senior designers have long developed their own techniques for reducing the sequencing overhead of domino circuits, this knowledge has routinely been protected as trade secret and has rarely been shared. Skew-Tolerant Circuit Design presents a systematic way of achieving the same goal and puts it in the hands of all designers.

This book clearly presents skew-tolerant techniques and shows how they address the challenges of clocking, latching, and clock skew. It provides the practicing circuit designer with a clearly detailed tutorial and an insightful summary of the most recent literature on these critical clock skew issues.

Key Features

  • Synthesizes the most recent advances in skew-tolerant design in one cohesive tutorial
  • Provides incisive instruction and advice punctuated by humorous illustrations
  • Includes exercises to test understanding of key concepts and solutions to selected exercises


Engineers designing high-speed microprocessors and DSPs as well as postgraduate students in advanced VLSI design courses

Table of Contents


1.1 Overhead in Flip-Flop Systems

1.2 Throughput and Latency Trends

1.2.1 Impact of Overhead on Throughput and Latency

1.2.2 Historical Trends

1.2.3 Future Predictions

1.2.4 Conclusions

1.3 Skew-Tolerant Static Circuits

1.4 Domino Circuits

1.4.1 Domino Gate Operation

1.4.2 Traditional Domino Clocking

1.4.3 Skew-Tolerant domino

1.5 Case Studies

1.5.1 Sequencing Overhead in a Static ASIC

1.5.2 Sequencing Overhead in the Alpha 21164

1.5.3 Timing Analysis with Clock Skew

1.6 A Look Ahead


2.1 Preliminaries

2.1.1 Purpose of Memory Elements

2.1.2 Terminology

2.2 Static Memory Elements

2.2.1 Timing Diagrams

2.2.2 Sequencing Overhead

2.2.3 Time Borrowing

2.2.4 Min-Delay

2.3 Memory Element Design

2.3.1 Transparent Latches

2.3.2 Pulsed Latches

2.3.3 Flip-Flops<BR id="CRL


No. of pages:
© Morgan Kaufmann 2001
Morgan Kaufmann
eBook ISBN:
Paperback ISBN:


@qu:"Harris leads the way to more performance with a clear strategy for design. He shows how to combine logic and latching to do more logic in less time. In an era where less stuff means higher speed, everyone interested in high performance logic must understand these techniques or be left behind." @source:—Ivan Sutherland, Vice President and Fellow, Sun Microsystems @qu:"The author thoroughly explains important circuit design techniques including various types of latch design styles, clocking strategies, and methods of accounting for clock skew. That all of this is captured in one place is one of the great strengths of this book." @source:—Emily J. Shriver, Alpha Development Group, Compaq Computer Corporation