High Speed Digital Design - 1st Edition - ISBN: 9780124186637, 9780124186675

High Speed Digital Design

1st Edition

Design of High Speed Interconnects and Signaling

Authors: Hanqiao Zhang Steven Krooswyk Jeffrey Ou
eBook ISBN: 9780124186675
Paperback ISBN: 9780124186637
Imprint: Morgan Kaufmann
Published Date: 3rd September 2015
Page Count: 272
Sales tax will be calculated at check-out Price includes VAT/GST
25% off
25% off
25% off
25% off
25% off
20% off
20% off
25% off
25% off
25% off
25% off
25% off
20% off
20% off
25% off
25% off
25% off
25% off
25% off
20% off
20% off
99.95
74.96
74.96
74.96
74.96
74.96
79.96
79.96
60.99
45.74
45.74
45.74
45.74
45.74
48.79
48.79
71.95
53.96
53.96
53.96
53.96
53.96
57.56
57.56
Unavailable
Price includes VAT/GST
× DRM-Free

Easy - Download and start reading immediately. There’s no activation process to access eBooks; all eBooks are fully searchable, and enabled for copying, pasting, and printing.

Flexible - Read on multiple operating systems and devices. Easily read eBooks on smart phones, computers, or any eBook readers, including Kindle.

Open - Buy once, receive and download all available eBook formats, including PDF, EPUB, and Mobi (for Kindle).

Institutional Access

Secure Checkout

Personal information is secured with SSL technology.

Free Shipping

Free global shipping
No minimum order.

Description

High Speed Digital Design discusses the major factors to consider in designing a high speed digital system and how design concepts affect the functionality of the system as a whole. It will help you understand why signals act so differently on a high speed digital system, identify the various problems that may occur in the design, and research solutions to minimize their impact and address their root causes. The authors offer a strong foundation that will help you get high speed digital system designs right the first time.

Taking a systems design approach, High Speed Digital Design offers a progression from fundamental to advanced concepts, starting with transmission line theory, covering core concepts as well as recent developments. It then covers the challenges of signal and power integrity, offers guidelines for channel modeling, and optimizing link circuits. Tying together concepts presented throughout the book, the authors present Intel processors and chipsets as real-world design examples.

Key Features

  • Provides knowledge and guidance in the design of high speed digital circuits
  • Explores the latest developments in system design
  • Covers everything that encompasses a successful printed circuit board (PCB) product
  • Offers insight from Intel insiders about real-world high speed digital design

Readership

Computer engineers, system designers, and students in these disciplines seeking knowledge and guidance in the design of high speed signaling and interconnects.

Table of Contents

  • About the Authors/Contributors
    • About the Authors
    • About the Contributors
  • Chapter 1. Transmission line fundamentals
    • Basic Electromagnetics
    • Transmission Line Theory
    • Transmission Line Structures
    • References
  • Chapter 2. PCB design for signal integrity
    • Differential Signaling
    • Time Domain Analysis
    • Frequency Domain Analysis
    • Stack-Up Design
    • PCB Layout Optimization
    • References
  • Chapter 3. Channel modeling and simulation
    • Transmission Lines
    • Transmitters
    • 3D Modeling
    • Plated-Through-Hole Via
    • Connectors
    • Packages
    • References
  • Chapter 4. Link circuits and architecture
    • Types of Link Circuit Architectures
    • Termination
    • Transmitter
    • Receiver
    • Clock and Data Recovery
    • Forwarded Clock Receiver
    • Design for Test/Manufacture
    • References
  • Chapter 5. Measurement and data acquisition techniques
    • Digital Oscilloscope Measurement
    • TDR Measurements
    • Vector Network Analyzer Measurement
    • References
  • Chapter 6. Designing and validating with Intel processors
    • Designing Systems with Intel Devices
    • System Validation with Intel Devices
    • Summary
    • References
  • Index

Details

No. of pages:
272
Language:
English
Copyright:
© Morgan Kaufmann 2015
Published:
Imprint:
Morgan Kaufmann
eBook ISBN:
9780124186675
Paperback ISBN:
9780124186637

About the Author

Hanqiao Zhang

Hanqiao Zhang is an Analog Engineer at Intel and holds a PhD degree in Electromagnetics and Microwave Engineering from Clemson University. Hanqiao joined Intel Xeon product electrical validation team in 2011, where he worked on generations of Intel high-speed digital systems. He developed methodologies for validating high-speed interfaces, such as PCI Express and Quick Path Interface (QPI). Hanqiao is now a signal integrity engineer with Intel Data Center Group. He is involved in mission-critical high-performance servers signal integrity design, bring up, validation and debug.

Affiliations and Expertise

Intel, DuPont, WA, USA

Steven Krooswyk

Steve Krooswyk has been at Intel since 2003 when we joined as a signal integrity engineer for EPSD server development. In 2009, Steve transitioned into the signal integrity lead for PCI Express in Intel’s Enterprise Platform Technology Division (EPTD). In addition to server products, his experience includes involvement in the PCI Express 3.0 and 4.0 specifications. He holds a B.S. and M.S. in electrical engineering from the University of South Carolina.

Affiliations and Expertise

signal integrity lead for PCI Express in Intel’s Enterprise Platform Technology Division (EPTD), Intel, Columbia, SC, USA

Jeffrey Ou

Jeffrey Ou joined Intel in 1999 as an analog design engineer in CMOS RF transceiver design. In 2006, Jeffrey transitioned to Xeon processor product design team in Server Development Group (SDG) developing a serial I/O module configurable for PCI Express and Quick Path Interface (QPI). Since then Jeffrey has been involved in several generations of Xeon products from design to post silicon validation. In 2012, Jeffrey was recognized as a tech lead in SDG, and continued to develop the cutting-edge high speed serial I/O modules for server products. Jeffrey holds a PhD degree in EECS from UC Berkeley and is a member of IEEE.

Affiliations and Expertise

Jeffrey Ou, Tech Lead in Server Development Group, Intel

Ratings and Reviews