Search:

Product Information All Elsevier Sites   Advanced Product Search
SiteStat.jsp
ASIC AND FPGA VERIFICATION
A Guide to Component Modeling
To order this title, and for more information, click here

By
Richard Munden, CEO, Free Model Foundry

Reviews

Today it is still very difficult to verify board or larger system designs through simulation or any other technique. This important book addresses the largest ingredient needed to make simulation possible?the availability of integrated circuit component models. Addressed inside is how to use VITAL extensions and other conventions with VHDL to develop interoperable, reusable models. Only by adopting the standards and practices described in this book can the industry benefit and make system simulation feasible. ?Randy Harr, Sevni Technology This book provides not only an excellent reference for those who write component models for board level verification, but also a much needed introduction to SDF and VITAL for timing simulation. ?Hardy Pottinger, University of Missouri-Rolla
ASIC and FPGA Verification
Reviews
Submit your review
Book contents
Table of contents
Printer-friendly version   Printer-friendly version