 |
|
| EMBEDDED DSP PROCESSOR DESIGN, 2
| |
| | |
|
|
Application Specific Instruction Set Processors
To order this title, and for more information, click here
By
Dake Liu, Linkoping University, Sweden
Included in series
Systems on Silicon,
Description
This book provides design methods for Digital Signal Processors and Application Specific Instruction set Processors, based on the author's
extensive, industrial design experience. Top-down and bottom-up design methodologies are presented, providing valuable guidance for both
students and practicing design engineers.
Coverage includes design of internal-external data types, application specific instruction
sets, micro architectures, including designs for datapath and control path, as well as memory sub systems. Integration and verification
of a DSP-ASIP processor are discussed and reinforced with extensive examples.
FOR INSTRUCTORS: To obtain access to
the solutions manual for this title simply register on our textbook website (textbooks.elsevier.com)and request access to the Computer
Science or Electronics and Electrical Engineering subject area. Once approved (usually within one business day) you will be able to access
all of the instructor-only materials through the ";Instructor Manual"; link on this book's full web page.
Audience
Designers of application specific, embedded digital signal processors at companies such as Ericsson, Infineon, ST Microelectronics, Analog
Devices, Philips, Siemens, Texas Instruments, Broadcom, Qualcom, AGilent, NEC, Intel, AMD, Fujitsu, Sony, Toshiba, Sanyo, Samsung, etc;
EE students studying to be same.
Contents
Introduction to DSP and CPU; Finite length DSP; Architecture and Micro architecture design; Instruction set design – part I; Instruction
set design – part II; ALU and Register file (RF); MAC (Multiplication and accumulation unit); Memory sub system and addressing unit;
Control path; Design of tools for firmware programmers; Firmware design; Peripheral of DSP cores and processors; Accelerators; Advanced
architecture ILP (Instruction level parallelism); Advanced architecture (On Chip multiple DSP cores); Design for integration; Review
of the design flow and functional verification
| Bibliographic details |
Hardbound, 808 pages, publication date: MAY-2008
ISBN-13: 978-0-12-374123-3
ISBN-10: 0-12-374123-8
Imprint: MORGAN KAUFFMAN
|
| Price and Ordering |
Price:
USD 79.95
EUR 56.95
GBP 47.99
|  |
Books and book related electronic products are priced in US dollars (USD), euro (EUR), and Great Britain Pounds (GBP). USD prices apply to the Americas and Asia Pacific. EUR prices apply in Europe and the Middle East. GBP prices apply to the UK and all other countries.
|
See also information about conditions of sale & ordering procedures, and links to our regional sales offices.
|
077/746
Last update: 25 Nov 2009
|
|
| |
| | |
|
|
| |
Home | Elsevier Sites | Privacy Policy | Terms and Conditions | Feedback | Site Map | A Reed Elsevier Company