Home | Site map | Elsevier websites | Alerts
Elsevier
Product information search
Search all Elsevier sites
Search
Advanced Product Search
Go to Elsevier home page
Products
System-on-Chip Test Architectures
Book information
Product description
Audience
Author information and services
Ordering information
Bibliographic and ordering information
Conditions of sale
Book-related information
Submit your book proposal
Other books in same subject area
Support & contact
About Elsevier
Select your view
SiteStat.jsp
SYSTEM-ON-CHIP TEST ARCHITECTURES
System-on-Chip Test ArchitecturesNanometer Design for Testability
To order this title, and for more information, click here

By
Laung-Terng Wang, SynTest Technologies, Inc., Sunnyvale, CA, USA
Charles Stroud, Auburn University, Auburn, AL, U.S.A.
Nur Touba, University of Texas, Austin, TX, U.S.A.

Included in series
Systems on Silicon,

Description
Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today?s overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

Audience
Practitioners/Researchers in VLSI Design and Testing; Design or Test Engineers, as well as research institutes.

Contents
Introduction; Digital Test Architectures; Fault-Tolerant Design; SOC/NOC Test Architectures; SIP Test Architectures; Delay Testing; Low-Power Testing; Coping with Physical Failures, Soft Errors, and Reliability Issues; Design for Manufacturability and Yield; Design for Debug and Diagnosis; Software-Based Self-Testing; FPGA Testing; MEMS Testing; High-Speed I/O Interface; Analog and Mixed-Signal Test Architectures; RF Testing; Testing Aspects of Nanotechnology Trends.

Bibliographic & ordering Information
Hardbound, 896 pages, publication date: NOV-2007
ISBN-13: 978-0-12-373973-5
ISBN-10: 0-12-373973-X
Imprint: MORGAN KAUFFMAN
Price: Order form
USD 69.95
GBP 39.99
EUR 49.95

Books and book related electronic products are priced in US dollars (USD), euro (EUR), and Great Britain Pounds (GBP). USD prices apply to the Americas and Asia Pacific. EUR prices apply in Europe and the Middle East. GBP prices apply to the UK and all other countries.

See also information about conditions of sale & ordering procedures, and links to our regional sales offices.

077/745
Last update: 10 Jun 2008
Book contents
Table of contents
Reviews
Submit your review
Bookmark this page
Recommend this publication
Overview of all books
Printer-friendly version   Printer-friendly version
 Home | Site map | Privacy policy | Terms and Conditions | Feedback | A Reed Elsevier company
 Copyright © 2007 Elsevier B.V. All rights reserved.