 |
|
| CUSTOMIZABLE EMBEDDED PROCESSORS
| |
| | |
|
|
Design Technologies and Applications
To order this title, and for more information, click here
By
Paolo Ienne, Professor, Processor Architecture Laboratory, Swiss Federal Institute of Technology of Lausanne, Switzerland
Rainer Leupers, Professor of Software Systems on Silicon, RWTH Aachen University, Germany.
Included in series
Systems on Silicon,
Description
Customizable processors have been described as the next natural step in the evolution of the microprocessor business: a step in the life
of a new technology where top performance alone is no longer sufficient to guarantee market success. Other factors become fundamental,
such as time to market, convenience, energy efficiency, and ease of customization.
This book is the first to explore comprehensively
one of the most fundamental trends which emerged in the last decade: to treat processors not as rigid, fixed entities, which designers
include ?as is? in their products; but rather, to build sound methodologies to tailor-fit processors to the specific needs of such products.
This book addresses the goal of maintaining a very large family of processors, with a wide range of features, at a cost comparable to
that of maintaining a single processor.
Audience
PRIMARY AUDIENCE: Engineers in industry working in embedded software, system architectures, processor architectures and design tools
SECONDARY AUDIENCE:
Academic researchers
Contents
Introduction
Business Opportunities: The Case of Wireless Applications
Logistic Challenges: Lofty Ambitions and Stark Realities of Customizing
Processors
Architectural Description Languages
Retargetable Toolsets
Processor Configuration
Automatic Instruction-Set Extensions
Challenges
to Automatic Customization
Toolset Support for Instruction-Set Extensions
Coprocessor Generation from Executable Code
Datapath Synthesis
Instruction Matching and Modelling
Processor Verification
Sub-RISC Processors
An ASIP for UMTS-FDD Cell Search
Hardware/software Trade-offs
for Advanced 3G Channel Decoding
FPGA-Based Processor Implementation
Designing a H.264 Encoder with Real-World Tradeoffs
| Bibliographic details |
Hardbound, 528 pages, publication date: JUL-2006
ISBN-13: 978-0-12-369526-0
ISBN-10: 0-12-369526-0
Imprint: MORGAN KAUFFMAN
|
| Price and Ordering |
Price:
EUR 54.95
GBP 43
USD 74.95
|  |
Books and book related electronic products are priced in US dollars (USD), euro (EUR), and Great Britain Pounds (GBP). USD prices apply to the Americas and Asia Pacific. EUR prices apply in Europe and the Middle East. GBP prices apply to the UK and all other countries.
|
See also information about conditions of sale & ordering procedures, and links to our regional sales offices.
|
077/745
Last update: 13 Jun 2009
|
|
| |
| | |
|
|
| |
Home | Elsevier Websites | Privacy Policy | Terms and Conditions | Feedback | Site Map | A Reed Elsevier Company