VHDL Coding and Logic Synthesis with Synopsys

1st Edition

Authors: Weng Fook Lee
Hardcover ISBN: 9780124406513
eBook ISBN: 9780080520506
Imprint: Academic Press
Published Date: 24th July 2000
Page Count: 392
Tax/VAT will be calculated at check-out
Compatible Not compatible
VitalSource PC, Mac, iPhone & iPad Amazon Kindle eReader
ePub & PDF Apple & PC desktop. Mobile devices (Apple & Android) Amazon Kindle eReader
Mobi Amazon Kindle eReader Anything else

Institutional Access


This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the most popular new method of designing integrated circuits for higher speeds covering smaller surface areas.

Synopsys is the dominant computer-aided circuit design program in the world. All of the major circuit manufacturers and ASIC design firms use Synopsys. In addition, Synopsys is used in teaching and laboratories at over 600 universities.

Key Features

@bul:* First practical guide to using synthesis with Synopsys

  • Synopsys is the #1 design program for IC design


Electrical and computer engineering students and professionals in microelectronics and circuit design.

Table of Contents

List of Figures. List of Tables. List of Examples. Preface. Acknowledgement. Trademarks.


  1. Introduction. 1.1 Conventional Design - Schematic Capture 1.2 Hardware Description Language 1.3 VHDL Design Structure 1.4 Component Instantiation Within a VHDL Design Structure 1.5 Structural, Behavioral, and Synthesizable VHDL Design Structure 1.5.1 Structural VHDL 1.5.2 Behavioral VHDL 1.5.3 RTL Code 1.6 Usage of Library Declarations in VHDL Design Structure

  2. VHDL Simulation and Synthesis Flow.

  3. Synthesizable Code for Basic Logic Components. 3.1 AND Logic 3.2 OR Logic 3.3 NOT Logic 3.4 NAND Logic 3.5 NOR Logic 3.6 Tristate Buffer Logic 3.7 Complex Logic Gate 3.8 Latch 3.8.1 Acoiding Latches In Your Code 3.9 Flip Flop 3.10 Decoder 3.11 Encoder 3.12 Multiplexer 3.13 Priority Encoder 3.14 Memory Cell 3.15 Adder 3.16 Component Inference

  4. Signal Versus Variable. 4.1 Variable 4.2 Signal 4.3 When to Use Signal and When to Use Variable 4.4 Usage of Loopback Signal

  5. Examples of Complex Synthesizable Code. 5.1 Shifter 5.2 Counter 5.3 Memory Module 5.4 Car Traffic Controller

  6. Pipeline Microcontroller Synthesizable Design. 6.1 Intruction Set Definition 6.2 Architechtural


No. of pages:
© Academic Press 2000
Academic Press
eBook ISBN:
Hardcover ISBN:

About the Author

Weng Fook Lee

Weng Fook Lee is a distinguished principal design engineer at Advanced Micro Devices, Inc. (AMD) and has earned the reputation as a respected synthesis expert. He has vast experience designing ASIC with VHDL. He is an expert at synthesizing circuits tweaked for maximum performance and minimal area utilization, and at developing and implementing new synthesis, verification, and auto place and route design methodology. WF Lee is deeply involved in the design and synthesis of PCI, ISA, and LPC bridges, chipsets, microcontrollers, RISC microprocessors, and state-of-the-art, high-speed, low-power flash memory.

Affiliations and Expertise

Advanced Micro Devices, Inc. (AMD)