Skip to main content

Save up to 30% on Elsevier print and eBooks with free shipping. No promo code needed.

Save up to 30% on print and eBooks.

System-on-Chip Test Architectures

Nanometer Design for Testability

  • 1st Edition, Volume . - November 20, 2007
  • Authors: Laung-Terng Wang, Charles E. Stroud, Nur A. Touba
  • Language: English
  • Hardback ISBN:
    9 7 8 - 0 - 1 2 - 3 7 3 9 7 3 - 5
  • eBook ISBN:
    9 7 8 - 0 - 0 8 - 0 5 5 6 8 0 - 2

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed… Read more

System-on-Chip Test Architectures

Purchase options

LIMITED OFFER

Save 50% on book bundles

Immediately download your ebook while waiting for your print delivery. No promo code is needed.

Institutional subscription on ScienceDirect

Request a sales quote
Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.