
Sustainable Wireless Network-on-Chip Architectures
Description
Key Features
- Defines new complex, sustainable network-on-chip architectures to reduce network latency and energy
- Develops topology-agnostic dynamic thermal management and dynamic voltage and frequency scaling techniques
- Describes joint strategies for network- and core-level sustainability
- Discusses novel algorithms that exploit the advantages inherent in Wireless Network-on-Chip architectures
Readership
Graduate level research interest. Professionals performing research corresponding to sustainable computing or networks-on-chip would find interest in this material. Senior-level undergraduate or graduate student technical elective courses; the topics described in this book would be applicable to advanced courses in VLSI
Table of Contents
Chapter 1. Introduction
- Abstract
- The Network-on-Chip Paradigm
- Traditional NoC Interconnect Topologies
- Traditional NoC Routing
- Traditional NoC Backbone
- References
Chapter 2. Current Research Trends and State-of-the-Art NoC Designs
- Abstract
- The Small-World Topology (and Other Irregular Topologies)
- Design for Topology-Agnostic Routing for Irregular Networks
- 3D, Optical, and Wireless Integration for NoC
- Power- and Temperature-Aware Design Considerations
- References
Chapter 3. Complex Network Inspired NoC Architecture
- Abstract
- Distance Between Cores (lij)
- Frequency of Interaction Between Cores (fij)
- Alpha and Beta
- fij for Various Traffic Patterns
- The Small-World Characteristic
- References
- Appendix A.1 Lij matrix for a 16 core NoC with a tile floorplan
- Appendix A.2 Fij matrix for uniform random traffic
- Appendix A.3 Fij matrix for transpose traffic
- Appendix A.4 Fij matrix for hotspot traffic
Chapter 4. Wireless Small-World NoCs
- Abstract
- Wireless Physical Layer Design
- Communication and Channelization
- Topology of Wireless NoCs
- References
Chapter 5. Topology-Agnostic Routing for Irregular Networks
- Abstract
- A Simple Approach to Topology-Agnostic Routing
- Routing Strategy for Hierarchical Wireless Small-World Networks
- Advanced Routing Strategies for Wireless Small-World Networks
- References
Chapter 6. Performance Evaluation and Design Trade-Offs of Wireless SWNoCs
- Abstract
- Performance Metrics
- Optimal Configuration of the SWNoC
- Throughput of CSWNoC
- Energy Dissipation for CSWNoC
- Packet Latency and Energy Dissipation of mSWNoC
- References
Chapter 7. Dynamic Voltage and Frequency Scaling
- Abstract
- Processor-Level DVFS
- Network-Level DVFS
- Performance Evaluation
- References
Chapter 8. Dynamic Thermal Management
- Abstract
- Temperature-Aware Task Allocation
- Temperature-Aware Adaptive Routing
- Experimental Results
- References
Chapter 9. Joint DTM and DVFS Techniques
- Abstract
- Enhanced Routing and Dynamic Thermal Management
- Joint DTM/DVFS
- Experimental Results
- References
Chapter 10. Conclusions and Possible Future Explorations
- Abstract
- Design of 3D Wireless Small-World NoCs
- DVFS Pruning
- Voltage Frequency Island
- Concluding Remarks
- References
Product details
- No. of pages: 162
- Language: English
- Copyright: © Morgan Kaufmann 2016
- Published: March 25, 2016
- Imprint: Morgan Kaufmann
- eBook ISBN: 9780128036518
- Paperback ISBN: 9780128036259
About the Authors
Jacob Murray
Affiliations and Expertise
Paul Wettin
Affiliations and Expertise
Partha Pande
Affiliations and Expertise
Behrooz Shirazi
Affiliations and Expertise
Ratings and Reviews
There are currently no reviews for "Sustainable Wireless Network-on-Chip Architectures"