COVID-19 Update: We are currently shipping orders daily. However, due to transit disruptions in some geographies, deliveries may be delayed. To provide all customers with timely access to content, we are offering 50% off Science and Technology Print & eBook bundle options. Terms & conditions.
Dataflow Processing - 1st Edition - ISBN: 9780128021347, 9780128023426

Dataflow Processing, Volume 96

1st Edition

0.0 star rating Write a review
Serial Editor: Ali Hurson
Serial Volume Editor: Veljko Milutinovic
Hardcover ISBN: 9780128021347
eBook ISBN: 9780128023426
Imprint: Academic Press
Published Date: 1st February 2015
Page Count: 266
Sales tax will be calculated at check-out Price includes VAT/GST
Price includes VAT/GST

Institutional Subscription

Secure Checkout

Personal information is secured with SSL technology.

Free Shipping

Free global shipping
No minimum order.

Table of Contents

Chapter One: An Overview of Selected Heterogeneous and Reconfigurable Architectures

  • Abstract
  • 1 Introduction
  • 2 Problem Statement
  • 3 Existing Solutions and Their Criticism
  • 4 Summary of Presented Solutions
  • 5 Performance Comparison of Presented Solutions
  • 6 Conclusion
  • Acknowledgments

Chapter Two: Concurrency, Synchronization, and Speculation—The Dataflow Way

  • Abstract
  • 1 Introduction
  • 2 Dataflow Concepts
  • 3 Dataflow Languages
  • 4 Historical Dataflow Architectures
  • 5 Recent Dataflow Architectures
  • 6 Case Study: Scheduled Dataflow
  • 7 Conclusions

Chapter Three: Dataflow Computing in Extreme Performance Conditions

  • Abstract
  • 1 Introduction
  • 2 Dataflow Computing
  • 3 Maxeler Multiscale DFEs
  • 4 Development Process
  • 5 Programming with MaxCompiler
  • 6 Dataflow Clusters
  • 7 Case Study: Meteorological Limited-Area Model
  • 8 Conclusion

Chapter Four: Sorting Networks on Maxeler Dataflow Supercomputing Systems

  • Abstract
  • 1 Introduction
  • 2 Motivation
  • 3 Sorting Algorithms
  • 4 Sorting Networks
  • 5 Implementation
  • 6 Setting Up the Experiment
  • 7 Experimental Results
  • 8 Conclusion

Chapter Five: Dual Data Cache Systems: Architecture and Analysis

  • Abstract
  • 1 Introduction
  • 2 A DDC Systems Classification Proposal
  • 3 Existing DDC Systems
  • 4 Conclusion of the Survey Part
  • 5 Problem Statement for the Analysis
  • 6 Critical Analysis of Existing Solutions
  • 7 Generalized Solution
  • 8 Determining Locality
  • 9 Modified STS in a Multicore System
  • 10 Conditions and Assumptions of the Analysis Below
  • 11 Simulation Strategy
  • 12 Conclusions of the Analysis Part
  • 13 The Table of Abbreviations
  • Acknowledgments


Since its first volume in 1960, Advances in Computers has presented detailed coverage of innovations in computer hardware, software, theory, design, and applications. It has also provided contributors with a medium in which they can explore their subjects in greater depth and breadth than journal articles usually allow. As a result, many articles have become standard references that continue to be of significant, lasting value in this rapidly expanding field.

Key Features

  • In-depth surveys and tutorials on new computer technology
  • Well-known authors and researchers in the field
  • Extensive bibliographies with most chapters
  • Many of the volumes are devoted to single themes or subfields of computer science


Researchers in high performance computer areas; hardware manufacturers; physics and scientific computation and computer science educational programs


No. of pages:
© Academic Press 2015
1st February 2015
Academic Press
Hardcover ISBN:
eBook ISBN:


"Mandatory for academic libraries supporting computer science departments." --Choice

Ratings and Reviews

About the Serial Editor

Ali Hurson

Ali Hurson

A. R. Hurson is currently a professor and Chair of Computer Science department at Missouri S&T. Before joining Missouri S&T, he was a professor of Computer Science and Engineering department at The Pennsylvania State University. His research for the past 30 years has been directed toward the design and analysis of general as well as special purpose computer architectures. His research has been supported by NSF, DARPA, the Department of Education, the Air Force, the Office of Naval Research, Oak Ridge National Laboratory, NCR Corp., General Electric, IBM, Lockheed Martin, Pennsylvania State University, and Missouri S & T. He has published over 300 technical papers in areas including multidatabases, global information sharing and processing, application of mobile agent technology, object oriented databases, mobile and pervasive computing environment, sensor and ad-hoc networks, computer architecture and cache memory, parallel and distributed processing, dataflow architectures, and VLSI algorithms. Dr. Hurson served as the Guest Co-Editor of special issues of the IEEE Proceedings on Supercomputing Technology, the Journal of Parallel and Distributed Computing on Load Balancing and Scheduling, the journal of integrated computer-aided engineering on multidatabase and interoperable systems, IEEE Transactions on Computers on Parallel Architectures and Compilation Techniques, Journal of Multimedia Tools and Applications, and Journal of Pervasive and Mobile Computing. He is the co-author of the IEEE Tutorials on Parallel Architectures for Database Systems, Multidatabase systems: An advanced solution for global information sharing, Parallel architectures for data/knowledge base systems, and Scheduling and Load Balancing in Parallel and Distributed Systems. He is also the guest Editor of advances in computers for Parallel, Distributed, and Pervasive Computing. Hurson is the Co-founder of the IEEE Symposium on Parallel and Distributed Processing (currently IPDPS) and IEEE conference on Pervasive Computing and Communications. Professor Hurson has been active in various IEEE/ACM Conferences and has given tutorials and invited lectures for various conferences and organizations on global information sharing, database management systems, supercomputer technology, data/knowledge-based systems, dataflow processing, scheduling and load balancing, parallel computing, and Pervasive computing. He served as a member of the IEEE Computer Society Press Editorial Board, an IEEE Distinguished speaker, editor of IEEE transactions on computers, editor of Journal of Pervasive and Mobile Computing, and IEEE/ACM Computer Sciences Accreditation Board. Currently, he is serving as an ACM distinguished speaker, area editor CSI Journal of Computer Science and Engineering, and Co-Editor-in-Chief Advances in Computers.

Affiliations and Expertise

Professor and Chair of Computer Science Department, Missouri University of Science and Technology, Rolla, MO, USA

About the Serial Volume Editor

Veljko Milutinovic

Veljko Milutinovic

Prof. Veljko Milutinovic received his PhD from the University of Belgrade, spent about a decade on various faculty positions in the USA (mostly at Purdue University), and was a co-designer of the DARPA's first GaAs RISC microprocessor. Later he taught and conducted research at the University of Belgrade, Serbia, in ECE and MATH. Now he serves as the Senior Advisor to Maxeler Technologies in London, UK. His research is mostly in datamining and dataflow computing, with the emphasis on mappings of algorithms onto architectures. His co-authored paper on matrix multiplication for dataflow received "The IET Premium Award for 2014" (meaning the single best paper in IET Computing for 2012 and 2013). He is a Fellow of the IEEE and a Member of Academia Europaea. He has over 40 IEEE journal papers, over 40 other SCI journal papers, over 400 Thomson-Reuters citations, and about 4000 Google Scholar citations.

Affiliations and Expertise

University of Belgrade, Serbia; Member of Academia Europaea