The Theory and Practice of FPGA-Based Computation
- Scott Hauck, Associate Professor, University of Washington, Department of Electrical Engineering, Seattle, WA, U.S.A.
- André DeHon, Assistant Professor, Computer Science, California Institute of Technology, Pasadena, CA, USA.
Reconfigurable Computing marks a revolutionary and hot topic that bridges the gap between the separate worlds of hardware and software design- the key feature of reconfigurable computing is its groundbreaking ability to perform computations in hardware to increase performance while retaining the flexibility of a software solution. Reconfigurable computers serve as affordable, fast, and accurate tools for developing designs ranging from single chip architectures to multi-chip and embedded systems. Scott Hauck and Andre DeHon have assembled a group of the key experts in the fields of both hardware and software computing to provide an introduction to the entire range of issues relating to reconfigurable computing. FPGAs (field programmable gate arrays) act as the “computing vehicles” to implement this powerful technology. Readers will be guided into adopting a completely new way of handling existing design concerns and be able to make use of the vast opportunities possible with reconfigurable logic in this rapidly evolving field.View full description
Primary: Researchers/Practitioners in Reconfigurable Computing and FPGAs. Secondary: Graduate-level courses in Advanced Digital Systems (digital design), Reconfigurable Computing, Advanced Computer Architecture, Digital Signal Processing.
- Published: November 2007
- Imprint: MORGAN KAUFMANN
- ISBN: 978-0-12-370522-8
Table of ContentsContentsPrefaceIntroductionPart One: HardwarePart I INTROChapter 1 - General-Purpose FPGA Architecture Chapter 2 - Reconfigurable Computing DevicesChapter 3 - Reconfigurable Computing SystemsChapter 4 - Reconfiguration ManagementPart Two: SoftwarePart II IntroChapter 5 - Computer Models and System ArchitecturesAndré DeHon Chapter 6 - Hardware Description Languages (VHDL)Chapter 7 - Compilation for Reconfigurable Computing Machines Chapter 8 - Streaming Models8.1 MATLAB/SIMULINK8.2 SCOREChapter 9 SIMD/VectorChapter 10 - OS/Runtime SystemsChapter 11 - JHDLChapter 12 -Technology MappingChapter 13 - Placement13.1 General-purpose / FPGA13.2 Datapath 13.3 ConstructiveChapter 14 - RoutingChapter 15 - RetiminChapter 16 - Bitstream Generation, JBitsChapter 17 - Fast MappingPart Three: Application DevelopmentPART III INTROChapter 18 - Evaluating and Optimizing problems for FPGA implementationsChapter 19- Instance-specific design, Constant Propagation & Partial Evaluation Chapter 20 - Precision Analysis & Floating PointChapter 21 - Distributed ArithmeticChapter 22 - CORDICChapter 23 - Task allocation: FPGA vs. CPU partitioningPart Four: Case StudiesPART IV INTROChapter 24 - Image Processing, Variable Precision, Algorithm Alteration: SPIHT CompressionChapter 25 - Run-time reconfiguration: Automatic Target RecognitionChapter 26 - Problem-specific circuitry: SAT Solving Chapter 27 - Multi-FPGA Systems: Logic EmulationChapter 28- Floating PointChapter 29 - FDTDChapter 30 - Genetic Evolution Chapter 31 - Packet Filtering (Networking application)Chapter 32 - Active Pages [Memory centric]Part Five: Theoretical Underpinnings and Future Directions PART V INTROChapter 33- Theoretical Underpinnings, Metrics and AnalysisChapter 34 - Defect and Fault ToleranceChapter 35 - Reconfigurable Computing and Nanotechnology